

"METHOD AND APPARATUS FOR QUANTIFYING TRADEOFFS FOR MULTIPLE COMPETING GOALS IN CIRCUIT DESIGN"

Attorney Docket No.: 2879-030565

Fig 2

Device(s)			Synthesized Performance Specification(s) *
Device #	Device Variable(s)	Device Constants(s)	
D1 (Input Transistor)	Length & width	Area	Gain (G)
D2 (Input Transistor)	"	"	
D3 (Input Transistor)	"	"	
D4 (Resistor)	Resistance	Length & width	Slew Rate (SR)
D5 (Capacitor)	Capacitance	"	Unity Gain Freq (UGF)
D6 (Resistor)		"	Input Offset (IO)
D7 (Capacitor)		"	
D8 (Resistor)	Resistance		Phase Margin (PM)
D9 (Resistor)	"		Settling Time (ST)
D10 (Resistor)	"		
D11 (Output Transistor)	Length & width	Area	Power (Usage) (P)
D12 (Output Transistor)	"	Area	Estimated Total Area (ETA)

\* Performance Specifications to be compared to circuit performances determined by a circuit synthesizer



Fig 3


Synthesized  
Design Population

12  
↓

Design Point	Circuit Topology	Performance(s)	Original Cost	Domination Cost	Tradeoff Cost	Relative Efficiency
$DP_1$	$T_{DP_1}$	$G_{P-DP_1}$ $SR_{P-DP_1}$ $ETA_{P-DP_1}$	$OC_{DP_1}$	$DC_{DP_1}$	$TC_{DP_1}$	$RE_{DP_1}$
$DP_5$	$T_{DP_5}$	$G_{P-DP_5}$ $SR_{P-DP_5}$ $ETA_{P-DP_5}$	$OC_{DP_5}$	$DC_{DP_5}$	$TC_{DP_5}$	$RE_{DP_5}$
$DP_7$	$T_{DP_7}$	$G_{P-DP_7}$ $SR_{P-DP_7}$ $ETA_{P-DP_7}$	$OC_{DP_7}$	$DC_{DP_7}$	$TC_{DP_7}$	$RE_{DP_7}$

$DP_X$	$T_{DP_X}$	$G_{P-DP_X}$ $SR_{P-DP_X}$ $TA_{P-DP_X}$	$OC_{DP_X}$	$DC_{DP_X}$	$TC_{DP_X}$	$RE_{DP_X}$
--------	------------	--	-------------	-------------	-------------	-------------








Fig 8

Layout; Performance Specifications *:	
Gain (G)	1.4 ↙
Slew Rate (SR)	
Unity Gain Freq. (UGF)	
Input Offset (IO)	
Phase Margin (PM)	
Settling Time (ST)	
Power (Usage) (P)	
Actual Total Area (ATA)	
Yield Estimate (YE)	
Design Rule Compliance (DRC)	

\* Performance Specifications to be compared to Circuit Performances determined by a circuit simulator.

Fig 9

Layout  
Design Population

16  
↓

Layout Design Point	Circuit Layout	Performance(s)	Original Cost	Domination Cost	Tradeoff Cost	Relative Efficiency
LDP1	L <sub>LDP1</sub>	G <sub>P</sub> -LDP1 SR <sub>P</sub> -LDP1 DRC <sub>P</sub> -LDP1	OC <sub>LDP1</sub>	DC <sub>LDP1</sub>	TC <sub>LDP1</sub>	RE <sub>LDP1</sub>
LDP5	L <sub>LDP5</sub>	G <sub>P</sub> -LDP5 SR <sub>P</sub> -LDP5 DRC <sub>P</sub> -LDP5	OC <sub>LDP5</sub>	DC <sub>LDP5</sub>	TC <sub>LDP5</sub>	RE <sub>LDP5</sub>
LDP7	L <sub>LDP7</sub>	G <sub>P</sub> -LDP7 SR <sub>P</sub> -LDP7 DRC <sub>P</sub> -LDP7	OC <sub>LDP7</sub>	DC <sub>LDP7</sub>	TC <sub>LDP7</sub>	RE <sub>LDP7</sub>

LDPX	L <sub>LDPX</sub>	G <sub>P</sub> -LDPX SR <sub>P</sub> -LDPX DRC <sub>P</sub> -LDPX	OC <sub>LDPX</sub>	DC <sub>LDPX</sub>	TC <sub>LDPX</sub>	RE <sub>LDPX</sub>
------	-------------------	---	--------------------	--------------------	--------------------	--------------------



